Complexity Reduction for C4 Compression for Implementation in Maskless Lithography Datapath

نویسندگان

  • Vito Dai
  • Avideh Zakhor
چکیده

Achieving the throughput of one wafer per minute per layer with a direct-write maskless lithography system, using 25 nm pixels for 50 nm feature sizes, requires data rates of about 10 Tb/s. In previous work, we have shown that lossless binary compression plays a key role in the system architecture for such a maskless writing system. Recently, we developed a new compression technique Context-Copy-Combinatorial-Code (C4) specifically tailored to lithography data which exceeds the compression efficiency of all other existing techniques including BZIP2, 2D-LZ, and LZ77. The decoder for any chosen compression scheme must be replicated in hardware tens of thousands of times in any practical direct write lithography system utilizing compression. As such, decode implementation complexity has a significant impact on overall complexity. In this paper, we explore the tradeoff between the compression ratio, and decoder buffer size for C4. Specifically, we present a number of techniques to reduce the complexity for C4 compression. First, buffer compression is introduced as a method to reduce decoder buffer size by an order of magnitude without sacrificing compression efficiency. Second, linear prediction is used as a low-complexity alternative to both context-based prediction and binarization. Finally, we allow for copy errors, which improve the compression efficiency of C4 at small buffer sizes. With these techniques in place, for a fixed buffer size, C4 achieves a significantly higher compression ratio than those of existing compression algorithms. We also present a detailed functional block diagram of the C4 decoding algorithm as a first step towards a hardware realization.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Architecture and Hardware Design of Lossless Compression Algorithms for Direct-Write Maskless Lithography Systems

Architecture and Hardware Design of Lossless Compression Algorithms for Direct-Write Maskless Lithography Systems by Hsin-I Liu Doctor of Philosophy in Engineering Electrical Engineering and Computer Sciences University of California, Berkeley Professor Avideh Zakhor, Chair Future lithography systems must produce chips with smaller feature sizes, while maintaining throughput comparable to today...

متن کامل

Advanced low-complexity compression for maskless lithography data

A direct-write maskless lithography system using 25nm for 50nm feature sizes requires data rates of about 10 Tb/s to maintain a throughput of one wafer per minute per layer achieved by today’s optical lithography systems. In a previous paper, we presented an architecture that achieves this data rate contingent on 25 to 1 compression of lithography data, and on implementation of a real-time deco...

متن کامل

Reduced complexity compression algorithms for direct-write maskless lithography systems

Hsin-I Liu Vito Dai Avideh Zakhor Borivoje Nikolić University of California, Berkeley Department of Electrical Engineering and Computer Science Berkeley, California E-mail: [email protected] Abstract. Achieving the throughput of one wafer layer per minute with a direct-write maskless lithography system, using 22-nm pixels for 45-nm feature sizes, requires data rates of about 12 Tb/s. In ou...

متن کامل

Hardware Implementation of Block GC3 Lossless Compression Algorithm for Direct-Write Lithography Systems

Future lithography systems must produce chips with smaller feature sizes, while maintaining throughput comparable to today’s optical lithography systems. This places stringent data handling requirements on the design of any direct-write maskless system. To achieve the throughput of one wafer layer per minute with a direct-write maskless lithography system, using 22 nm pixels for 45 nm technolog...

متن کامل

Lossless Compression Algorithms for the REBL Direct-Write E-Beam Lithography System

Professor Borivoje Nikolic Second Reader Date 2 ABSTRACT Future lithography systems must produce microchips with smaller feature sizes, while maintaining throughputs comparable to those of today's optical lithography systems. This places stringent constraints on the effective input data rate of any maskless lithography system. In recent years, my research group has developed a datapath architec...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005